Uni20
Asynchronous tensor and runtime library.
Loading...
Searching...
No Matches
Namespaces | Functions
contract.hpp File Reference

Reference CPU backend for pairwise tensor contraction dispatch. More...

#include <uni20/core/scalar_concepts.hpp>
#include <uni20/linalg/cpu/contract.hpp>
#include <uni20/linalg/dispatch.hpp>
#include <uni20/linalg/operation_tags.hpp>
#include <uni20/tensor/access.hpp>
#include <type_traits>
Include dependency graph for linalg/backends/cpu/contract.hpp:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Namespaces

namespace  uni20
 
namespace  uni20::linalg
 

Functions

template<std::size_t LhsRank, std::size_t RhsRank, std::size_t ContractedRank, uni20::MutableRankedMdspecLike< ContractionAxes< LhsRank, RhsRank, ContractedRank >::output_rank > OutputMdspec, uni20::Scalar Scalar, uni20::RankedMdspecLike< LhsRank > LhsMdspec, uni20::RankedMdspecLike< RhsRank > RhsMdspec>
requires detail::cpu_contract_backend::HostContractionAccess<OutputMdspec, LhsMdspec, RhsMdspec>
consteval auto uni20::linalg::kernel_accepts_types (CpuReferenceBackend const &, contract_op< LhsRank, RhsRank, ContractedRank > const &, OutputMdspec &, Scalar const &, LhsMdspec &, RhsMdspec &, Scalar const &)
 Report eligibility for host-accessible pairwise contraction operands.
 
template<std::size_t LhsRank, std::size_t RhsRank, std::size_t ContractedRank, uni20::MutableRankedMdspecLike< ContractionAxes< LhsRank, RhsRank, ContractedRank >::output_rank > OutputMdspec, uni20::Scalar Scalar, uni20::RankedMdspecLike< LhsRank > LhsMdspec, uni20::RankedMdspecLike< RhsRank > RhsMdspec>
requires detail::cpu_contract_backend::HostContractionAccess<OutputMdspec, LhsMdspec, RhsMdspec>
KernelAttempt uni20::linalg::try_kernel (CpuReferenceBackend, contract_op< LhsRank, RhsRank, ContractedRank > const &operation, OutputMdspec &output, Scalar alpha, LhsMdspec &lhs, RhsMdspec &rhs, Scalar beta)
 Acquire host access and execute the reference contraction kernel.
 

Detailed Description

Reference CPU backend for pairwise tensor contraction dispatch.